Personal tools

VisionSOM-STM32MP1 Datasheet and Pinout: Difference between revisions

From SomLabs Wiki

Jump to: navigation, search
← Older edit
 
(27 intermediate revisions by 3 users not shown)
Line 2: Line 2:
__jzpdf__
__jzpdf__
== General description ==
== General description ==
[[File:Sl what we do.jpg|500px|center]]
[[File:sls18_itro.jpg|500px|center]]


The VisionSOM-STM32MP1 family is a SODIMM-sized SoM based on the STMicroelectronics STM32MP1 application processor which features an advanced implementation of a single or dual ARM Cortex-A7 cores (at speed up to 650MHz) and ARM Cortex-M4 core (at speed up to 209MHz) as well as a 3D Graphics Processing Unit (GPU) Open GL 2.0 ES compatible.
The VisionSOM-STM32MP1 family is a SODIMM-sized SoM based on the STMicroelectronics STM32MP1 application processor which features an advanced implementation of a single or dual ARM Cortex-A7 cores (at speed up to 650MHz) and ARM Cortex-M4 core (at speed up to 209MHz) as well as a 3D Graphics Processing Unit (GPU) Open GL 2.0 ES compatible.


The VisionSOM-STM32MP1 is a general-purpose highly integrated SoM (System on Module) featuring high computation power and 802.11b/g/n Wi-Fi and Bluetooth v4.1 connectivity. The option of integrated, fully certified Wi-Fi and Bluetooth module simplifies the carrier board design and is ideally suited for wireless application. The VisionSOM-STM32MP1 provides a variety memory configuration including flexible range of DDR3L, eMMC and SD memory card that meets our customers requirements.
The VisionSOM-STM32MP1 is a general-purpose highly integrated SoM (System on Module) featuring high computation power and 802.11b/g/n Wi-Fi and Bluetooth v5.1 connectivity. The option of integrated, fully certified Wi-Fi and Bluetooth module simplifies the carrier board design and is ideally suited for wireless application. The VisionSOM-STM32MP1 provides a variety memory configuration including flexible range of DDR3L, eMMC and SD memory card that meets our customers requirements.  


The SoM supports connections to a variety of interfaces: two high-speed USB on-the-go with PHY, dual Ethernet, audio, display with touch panel and serial interfaces. In addition, the system supports industrial grade embedded applications.
The SoM supports connections to a variety of interfaces: two high-speed USB on-the-go with PHY, dual Ethernet, audio, display with touch panel and serial interfaces. In addition, the system supports industrial grade embedded applications.
Line 29: Line 29:
== Features ==
== Features ==
* Powered by STMicroelectronics STM32MP1 application processor
* Powered by STMicroelectronics STM32MP1 application processor
* Single or dual ARM Cortex-A7 cores at speed up to 650MHz
* Single or dual ARM Cortex-A7 cores at speed up to 800MHz
* ARM Cortex-M4 core at speed up to 209MHz
* ARM Cortex-M4 core at speed up to 209MHz
* Up to 512MB SDRAM DDR3L
* Up to 512MB SDRAM DDR3L
* Up to 32GB eMMC memory or uSD memory card
* Up to 32GB eMMC memory or uSD memory card
* Optional Murata 802.11b/g/n Wi-Fi and Bluetooth v4.2+EDR module
* Optional Murata 802.11b/g/n Wi-Fi and Bluetooth v5.1+EDR module
* Power-efficient and cost-optimized solution
* Power-efficient and cost-optimized solution
* Ideal for industrial IoT and embedded applications
* Ideal for industrial IoT and embedded applications
Line 44: Line 44:
|-
|-
| eMMC ||  
| eMMC ||  
[[File:sls18_usd_top.jpg|center|thumb]]
[[File:sls18-v10-emmc-top.jpg|center|thumb]]
[[File:sls18_usd_bottom.jpg|center|thumb]]
[[File:sls18-v10-emmc-bottom.jpg|center|thumb]]
|-
|-
| micro-SD ||  
| MicroSD ||  
[[File:sls18_usd_top.jpg|center|thumb]]
[[File:sls18_usd_top.jpg|center|thumb]]
[[File:sls18_usd_bottom.jpg|center|thumb]]
[[File:sls18_usd_bottom.jpg|center|thumb]]
Line 81: Line 81:
       "name" : "CPU Family",
       "name" : "CPU Family",
       "type" : "selector",
       "type" : "selector",
       "symbol" : "8",
       "symbol" : "STM32MP1",
       "values" : [
       "values" : [
                     {"value" : "8",
                     {"value" : "8",
                     "description" : "STM32MP1"}
                     "description" : "STM32MP"}
                 ]
                 ]
     },
     },
Line 92: Line 92:
       "symbol" : "CpuType",
       "symbol" : "CpuType",
       "values" : [
       "values" : [
                     {"value" : "MP151A", "description" : "STM32MP151A"},
                     {"value" : "MP157C", "description" : "STM32MP157C"},
                     {"value" : "MP157A", "description" : "STM32MP157A"}
                    {"value" : "MP153C", "description" : "STM32MP153C"},
                    {"value" : "MP151C", "description" : "STM32MP151C"},
                     {"value" : "MP157A", "description" : "STM32MP157A"},
                    {"value" : "MP153A", "description" : "STM32MP153A"},
                    {"value" : "MP151A", "description" : "STM32MP151A"}
                 ]
                 ]
     },
     },
Line 117: Line 121:
       "symbol" : "RamSize",
       "symbol" : "RamSize",
       "values" : [
       "values" : [
                    {"value" : "256R", "description" : "256MB"},
                     {"value" : "512R", "description" : "512MB"}
                     {"value" : "512R", "description" : "512MB"}
                 ]
                 ]
Line 126: Line 129:
     },
     },
     {
     {
       "name" : "Flash Size Type and Density",
       "name" : "eMMC Memory Size",
       "type" : "selector",
       "type" : "selector",
       "symbol" : "FlashSize",
       "symbol" : "FlashSize",
       "values" : [
       "values" : [
                     {"value" : "SD", "description" : "MicroSD connector"},
                     {"value" : "uSD", "description" : "MicroSD connector"},
                     {"value" : "04GE", "description" : "4GB eMMC"},
                     {"value" : "04GE", "description" : "4GB eMMC"},
                     {"value" : "08GE", "description" : "8GB eMMC"},
                     {"value" : "08GE", "description" : "8GB eMMC"},
Line 147: Line 150:
       "values" : [
       "values" : [
                     {"value" : "0SF", "description" : "No Special Features"},
                     {"value" : "0SF", "description" : "No Special Features"},
                     {"value" : "1WB", "description" : "Built-in 802.11b/g/n Wi-Fi and Bluetooth v4.2+EDR Module (Murata 1DX)"}
                     {"value" : "1WB", "description" : "Built-in 802.11b/g/n Wi-Fi and Bluetooth v5.1"}
                 ]
                 ]
     },
     },
Line 160: Line 163:
       "values" : [
       "values" : [
                     {"value" : "C", "description" : "Consumer: 0 to +70 C "},
                     {"value" : "C", "description" : "Consumer: 0 to +70 C "},
                     {"value" : "SI", "description" : "Extended: -30 to +70 C"},
                     {"value" : "E", "description" : "Extended: -25 to +70 C"},
                     {"value" : "I", "description" : "Industrial: -40 to +85 C"}
                     {"value" : "I", "description" : "Industrial: -40 to +85 C"}
                ]
    },
    {
        "type" : "separator",
        "value" : "_"
    },
    {
      "name" : "SOM Version",
      "type" : "selector",
      "symbol" : "V",
      "values" : [
                    {"value" : "A", "description" : "Version 2.1"}
                 ]
                 ]
     }
     }
 
 
   ]
   ]
__orderingInfoEnd__
__orderingInfoEnd__


== Block Diagram ==
== Block Diagram ==
[[File:VisionSOM-6ULL-block_diagram.png|center]]
[[File:sls18-block_diagram.png|250px|center]]


== Operating ranges ==
== Operating ranges ==
Line 213: Line 202:
|}
|}
Note: <br />
Note: <br />
1. Maximum MPU junction temperature is +105<sup>o</sup>C (industrial version) or +95<sup>o</sup>C (consumer version).<br />
1. Maximum MPU junction temperature is +125<sup>o</sup>C.<br />


== Electrical parameters ==
== Electrical parameters ==
Line 235: Line 224:
| -
| -
| Total Supply Current<sup>1</sup>
| Total Supply Current<sup>1</sup>
| x
| TBD
| x
| TBD
| x
| TBD
| A
| A
|-
|-
Line 244: Line 233:
| 0
| 0
| 3.3
| 3.3
| 3.6<sup>2</sup>
| 3.9<sup>2</sup>
| V
| V
|-
|-
Line 258: Line 247:
| 4.40
| 4.40
| -
| -
| 5.5
| 5.25
| V
| V
|-
|-
| VDD-COIN-3V
| VDD-COIN-3V
| SNVS Backup<br />Battery Supply
| SNVS Backup<br />Battery Supply
| 2.66
| 1.4
| -
| -
| 3.6
| 3.6
Line 277: Line 266:
Notes:<br />
Notes:<br />
1. Excluding external load connected to +3.3VOUT lines.<br />
1. Excluding external load connected to +3.3VOUT lines.<br />
2. Applying the maximum voltage 3.6V results in shorten lifetime. Recommended value is smaller than 3.5V.<br />
2. Applying the maximum voltage 3.6V results in shorten lifetime. Recommended value is smaller than 3.45V.<br />


== SOM pinout ==
== SoM pinout ==
Important notes <br />
Important notes <br />
1. Detail pin configurations description you can find, edit and arrange in dedicated MEX files (with free "i.MX Pin Tool" configurational tool):
1. Detail pin configurations description you can find, edit and arrange in dedicated IOC files (with free "STM32CubeMX" configurational tool):
[https://somlabs.com/wp-content/uploads/SoMLabs-VisionSoM-6ULL-NAND-SD-eMMC-noWIFI.zip VisionSOM-6ULL without WiFi module and no SDIO1 on edge connector] or
[https://somlabs.com/wp-content/uploads/VisionSOM-STM32MP1_v2.1.zip VisionSOM-STM32MP157]. <br />
[https://somlabs.com/wp-content/uploads/SoMLabs-VisionSoM-6ULL-NAND-SD-eMMC-noWIFI-extSDIO1.zip VisionSOM-6ULL without WiFi module and with SDIO1 on edge connector] or
2. "LCD-DATAx (GND)" pins have been retained for compatibility with the modules VisionSOM-6ULL and VisionSOM-RT and are internally connected to GND.
[https://somlabs.com/wp-content/uploads/SoMLabs-VisionSoM-6ULL-NAND-SD-eMMC-WiFi.zip VisionSOM-6ULL witht WiFi module on-board]. <br />
 
2. LCD_DATAxx pins are internally used for boot sequence configuration. We recommend to use LCD_DATAxx lines as outputs or using eFuse boot configuration.


{| class="wikitable"
{| class="wikitable"
! style="text-align: center; font-weight: bold;" | SODIMM PIN
! style="text-align: center; font-weight: bold;" | Functional
domain
! style="text-align: center; font-weight: bold;" | Function name
! style="text-align: center; font-weight: bold;" | i.MX6 UltraLite/
ULL Pad Name
! style="text-align: center; font-weight: bold;" | Alternate functions
! Description (refer to i.MX6 UltraLite/ULL manuals for details)
|-
|-
| 1
| style="text-align: center; font-weight: bold;" | SODIMM PIN
| Power
| style="text-align: center; font-weight: bold;" | GPIO name
| GND
| style="text-align: center; font-weight: bold;" | Default function
| -
| style="text-align: center; font-weight: bold;" | Notes
| -
| -
|-
|-
| 2
| | 1
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 3
| | 2
| Ctrl
| |
| PMIC-STBY-REQ
| | GND
| CCM_PMIC_STBY_REQ
| |  
| -
| Output, leave open if not used.
|-
|-
| 4
| | 3
| Ctrl
| |
| MX6-POR-B
| | PWR-LP
| -
| |  
| -
| External warm reset input, active L.
|-
|-
| 5
| | 4
| Ctrl
| |
| PMIC-ON-REQ
| | STM32-NRST
| SNVS_PMIC_ON_REQ
| | MPU reset in + on-board SD card power rail off
| -
| Output, leave open if not used.
|-
|-
| 6
| | 5
| Power
| |  
| VDD-SNVS-3V3
| | PWR-ON
| VDD_SNVS_IN
| |
| -
| SNVS backup power supply must be held between 2.9V and 3.3V if the system requires keeping real time and other data on OFF state. Internally connected to +3.3V, leave open.
|-
|-
| 7
| | 6
| BOOT
| |  
| BOOT-MODE1
| | VDD-3V3
| BOOT_MODE1
| | MPU VDD power rail (for BOOT lines voltage reference only)
| GPIO5_IO11
| BOOT-MODE1 BOOT-MODE0
 
00 boot from fuses (default)
 
01 serial downloader
 
10 internal boot
 
11 reserved
 
|-
|-
| 8
| | 7
| Power
| |
| VDD-COIN-3V
| | BOOT1
| VDD_SNVS_IN
| |  
| -
| Optional external coin battery for SNVS power domain, must be held between 2.9V and 3.3V if the system requires keeping real time and other data on OFF state.
Leave open if not used.
|-
|-
| 9
| | 8
| BOOT
| |  
| BOOT-MODE0
| | VDD-COIN-3V
| BOOT_MODE0
| | External 3V battery input (optionally)
| GPIO5_IO10
| BOOT-MODE1 BOOT-MODE0
 
00 boot from fuses (default)
 
01 serial downloader
 
10 internal boot
 
11 reserved
 
|-
|-
| 10
| | 9
| GPIO-SNVS
| |
| SNVS-TAMPER9
| | BOOT0
| SNVS_TAMPER9
| |  
| GPIO5_IO09
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 11
| | 10
| USB
| |
| USB-OTG2-VBUS
| | BOOT2
| USB_OTG2_VBUS
| |  
| -
| +5V USB bus. Leave open if not used.
|-
|-
| 12
| | 11
| GPIO-SNVS
| |
| SNVS-TAMPER5
| | USB-OTG1-VBUS
| SNVS_TAMPER5
| | Analog USB interface line
| GPIO5_IO05
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 13
| | 15
| USB
| |
| USB-OTG1-VBUS
| | GND
| USB_OTG1_VBUS
| |  
| -
| +5V USB bus. Leave open if not used.
|-
|-
| 14
| | 17
| Ctrl
| |
| ONOFF
| | GND
| SRC_RESET_B
| |  
|  
| Input for power interrupt generation. Leave open if not used.
|-
|-
| 15
| | 19
| Power
| |
| GND
| | USB-OTG1-DP
| -
| | Analog USB interface line
| -
| -
|-
|-
| 16
| | 20
| Ctrl
| |
| POR-B
| | GND
| POR_B
| |  
| -
| Cold reset negative logic input resets all modules and logic in the IC.
May be used in addition to internally generated power on reset signal (logical AND, both internal and external signals are considered active low).
|-
|-
| 17
| | 21
| Power
| |
| GND
| | USB-OTG1-DN
| -
| | Analog USB interface line
| -
| -
|-
|-
| 18
| | 22
| GPIO-SNVS
| |
| SNVS-TAMPER8
| | GND
| SNVS_TAMPER8
| |  
| GPIO5_IO08
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 19
| | 23
| USB
| |
| USB-OTG2-DP
| | GND
| USB_OTG2_DP
| |  
| -
| Leave open if not used.
|-
|-
| 20
| | 25
| Power
| |
| GND
| | USB-OTG2-DP
| -
| | Analog USB interface line
| -
| -
|-
|-
| 21
| | 26
| USB
| |
| USB-OTG2-DN
| | GND
| USB_OTG2_DN
| |  
| -
| Leave open if not used.
|-
|-
| 22
| | 27
| Power
| |
| GND
| | USB-OTG2-DN
| -
| | Analog USB interface line
| -
| -
|-
|-
| 23
| | 28
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 24
| | 29
| GPIO-SNVS
| |
| SNVS-TAMPER7
| | GND
| SNVS_TAMPER7
| |  
| GPIO5_IO07
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 25
| | 35
| USB
| |
| USB-OTG1-DP
| | GND
| USB_OTG1_DP
| |  
| -
| Leave open if not used.
|-
|-
| 26
| | 38
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 27
| | 40
| USB
| |
| USB-OTG1-DN
| | GND
| USB_OTG1_DN
| |  
| -
| Leave open if not used.
|-
|-
| 28
| | 41
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 29
| | 43
| Power
| |
| GND
| | JTAG-TDI
| -
| | JTAG interface
| -
| -
|-
|-
| 30
| | 45
| GPIO-SNVS
| | PG10
| SNVS-TAMPER4
| | GPIO-PG10
| SNVS_TAMPER4
| |  
| GPIO5_IO04
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 31
| | 46
| USB
| |  
| nUSB-OTG-CHD
| | JTAG-TMS
| USB_OTG1_CHD_B
| | JTAG interface
| -
| Leave open if not used.
|-
|-
| 32
| | 47
| GPIO-SNVS
| | PC3
| SNVS-TAMPER1
| | GPIO-PC3-ADC1-13
| SNVS_TAMPER1
| |  
| GPIO5_IO01
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 33
| | 48
| JTAG
| |
| JTAG-MOD
| | JTAG-nRST
| JTAG_MOD
| | JTAG interface
| -
| Leave open if not used.
|-
|-
| 34
| | 49
| GPIO-SNVS
| | PD13
| SNVS-TAMPER3
| | GPIO-PD13
| SNVS_TAMPER3
| |  
| GPIO5_IO03
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 35
| | 50
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 36
| | 51
| GPIO-SNVS
| |
| SNVS-TAMPER0
| | GND
| SNVS_TAMPER0
| |  
| GPIO5_IO00
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 37
| | 52
|  
| |  
| CLK1-N
| | JTAG-TDO
| CCM_CLK1_N
| | JTAG interface
| -
| General purpose differential high speed clock input/output.
Leave open if not used.
|-
|-
| 38
| | 53
| Power
| | PC1
| GND
| | ENET1-MDC
| -
| |  
| -
| -
|-
|-
| 39
| | 54
|  
| |  
| CLK1-P
| | JTAG-TCK
| CCM_CLK1_P
| | JTAG interface
| -
| General purpose differential high speed clock input/output.
Leave open if not used.
|-
|-
| 40
| | 55
| Power
| | PC0
| GND
| | GPIO-PC0-ADC1-10
| -
| |  
| -
| -
|-
|-
| 41
| | 56
| Power
| | PB7
| GND
| | GPIO-PB7
| -
| | By default I2C4_SDA
| -
| -
|-
|-
| 42
| | 57
| GPIO-SNVS
| | PE1
| SNVS-TAMPER6
| | UART8-TXD
| SNVS_TAMPER6
| |  
| GPIO5_IO06
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 43
| | 58
| JTAG
| | PB1
| JTAG-TDI
| | GPIO-PB1-ADC1-5
| JTAG_TDI
| |
| -
| JTAG TDI input line or GPIO.
|-
|-
| 44
| | 59
| GPIO-SNVS
| |
| SNVS-TAMPER2
| | GND
| SNVS_TAMPER2
| |  
| GPIO5_IO02
| Tamper input (SNVS power domain) or GPIO 3.3V.
|-
|-
| 45
| | 60
| GPIO
| |
| GPIO-8
| | GND
| GPIO1_IO08
| |  
| PWM1_OUT
 
WDOG1_WDOG_B
 
SPDIF_OUT
 
CSI_VSYNC
 
USDHC2_VSELECT
 
CCM_PMIC_RDY
 
UART5_RTS_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 46
| | 61
| JTAG
| | PA2
| JTAG-TMS
| | ENET1-MDIO
| JTAG_TMS
| |
| -
| JTAG TMS input line or GPIO.
|-
|-
| 47
| | 62
| GPIO
| | PA0
| GPIO-4
| | GPIO-PA0-ADC1-16
| GPIO1_IO04
| |  
| ENET1_REF_CLK1
 
PWM3_OUT
 
USB_OTG1_PWR
 
USDHC1_RESET_B
 
ENET2_1588_EVENT0_IN
 
UART5_TX
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 48
| | 63
| JTAG
| | PE0
| JTAG-nTRST
| | UART8-RXD
| JTAG_TRST_B
| |
| -
| JTAG TRST input line (active L) or GPIO.
|-
|-
| 49
| | 64
| GPIO
| | PF10
| GPIO-5
| | GPIO-PF10
| GPIO1_IO05
| |  
| ENET2_REF_CLK2
 
PWM4_OUT
 
ANATOP_OTG2_ID
 
CSI_FIELD
 
USDHC1_VSELECT
 
ENET2_1588_EVENT0_OUT
 
UART5_RX
 
| Universal GPIO with 3.3V logic levels.
WLAN-ENABLE in SOM with WiFi/BT module
|-
|-
| 50
| | 65
| Power
| | PD8
| GND
| | USART3-TXD
| -
| |  
| -
| -
|-
|-
| 51
| | 66
| Power
| | PD14
| GND
| | UART8-CTS
| -
| |  
| -
| -
|-
|-
| 52
| | 67
| JTAG
| | PD9
| JTAG-TDO
| | USART3-RXD
| JTAG_TDO
| |
| -
| JTAG TDO output line or GPIO.
|-
|-
| 53
| | 68
| GPIO
| | PG9
| GPIO-7
| | USART6-RXD
| GPIO1_IO07
| |  
| ENET1_MDC
 
ENET2_MDC
 
USB_OTG_HOST_MODE
 
CSI_PIXCLK
 
USDHC2_CD_BCCM_STOP
 
UART1_RTS_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 54
| | 69
| JTAG
| | PA10
| JTAG-TCK
| | USART1-RXD
| JTAG_TCK
| |
| -
| JTAG TCK input line or GPIO.
Connected to JTAG-TCK line (via separating resistor 10k).
|-
|-
| 55
| | 70
| GPIO
| |
| GPIO-3
| | GND
| GPIO1_IO03
| |  
| I2C1_SDA
 
GPT1_COMPARE3
 
USB_OTG2_OC
 
USDHC1_CD_B
 
CCM_DI0_EXT_CLK
 
SRC_TESTER_ACK
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 56
| | 71
| GPIO
| |
| GPIO-9
| | GND
| GPIO1_IO09
| |  
| PWM2_OUT
 
WDOG1_WDOG_ANY
 
SPDIF_IN
 
CSI_HSYNC
 
USDHC2_RESET_B
 
USDHC1_RESET_B
 
UART5_CTS_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 57
| | 72
| COM-GPIO
| | PD11
| UART1-TXD
| | USART3-CTS
| UART1_TX_DATA
| |  
| ENET1_RDATA02
 
I2C3_SCL
 
CSI_DATA02
 
GPT1_COMPARE1
 
GPIO1_IO16
 
SPDIF_OUT
 
UART5_TX
 
| Default: UART1 TxD output or universal GPIO with 3.3V logic levels.
|-
|-
| 58
| | 73
| GPIO
| | PB6
| GPIO-2
| | USART1-TXD
| GPIO1_IO02
| |  
| I2C1_SCL
 
GPT1_COMPARE2
 
USB_OTG2_PWR
 
ENET1_REF_CLK_25M
 
USDHC1_WPS
 
DMA_EXT_EVENT00
 
SRC_ANY_PU_RESET
 
UART1_TX
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 59
| | 74
| Power
| | PG7
| GND
| | UART8-RTS
| -
| |  
| -
| -
|-
|-
| 60
| | 75
| Power
| | PG11
| GND
| | UART4-TXD
| -
| |  
| -
| -
|-
|-
| 61
| | 76
| GPIO
| | PA11
| GPIO-6
| | USART1-CTS
| GPIO1_IO06
| |  
| ENET1_MDIO
 
ENET2_MDIO
 
USB_OTG_PWR_WAKE
 
CSI_MCLK
 
USDHC2_WPCCM_WAIT
 
CCM_REF_EN_B
 
UART1_CTS_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 62
| | 77
| GPIO
| | PB2
| GPIO-1
| | UART4-RXD
| GPIO1_IO01
| |  
| I2C2_SDA
 
GPT1_COMPARE1
 
USB_OTG1_OC
 
ENET2_REF_CLK2
 
MQS_LEFT
 
ENET1_1588_EVENT0_OUT
 
SRC_EARLY_RESET
 
WDOG1_WDOG_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 63
| | 78
| COM-GPIO
| | PD12
| UART1-RXD
| | USART3-RTS
| UART1_RX_DATA
| |  
| ENET1_RDATA03
 
I2C3_SDA
 
CSI_DATA03
 
GPT1_CLK
 
GPIO1_IO17
 
SPDIF_IN
 
UART5_RX
 
| Default: UART1 RxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 64
| | 79
| GPIO
| | PG14
| GPIO-0
| | USART6-TXD
| GPIO1_IO00
| |  
| I2C2_SCL
 
GPT1_CAPTURE1
 
ANATOP_OTG1_ID
 
ENET1_REF_CLK1
 
MQS_RIGHT
 
ENET1_1588_EVENT0_IN
 
SRC_SYSTEM_RESET
 
WDOG3_WDOG_B
 
| Universal GPIO with 3.3V logic levels.
|-
|-
| 65
| | 80
| COM-GPIO
| | PA12
| UART2-TXD
| | USART1-RTS
| UART2_TX_DATA
| |  
| ENET1_TDATA02
 
I2C4_SCL
 
CSI_DATA06
 
GPT1_CAPTURE1
 
GPIO1_IO20
 
ECSPI3_SS0
 
| Default: UART2 TxD output or universal GPIO with 3.3V logic levels.
|-
|-
| 66
| | 81
| COM-GPIO
| |
| UART1-CTS
| | GND
| UART1_CTS_B
| |  
| ENET1_RX_CLK
 
USDHC1_WP
 
CSI_DATA04
 
ENET2_1588_EVENT1_IN
 
GPIO1_IO18
 
USDHC2_WP
 
UART5_CTS_B
 
| Default: UART1 CTS output or universal GPIO with 3.3V logic levels.
|-
|-
| 67
| | 82
| COM-GPIO
| |
| UART2-RXD
| | GND
| UART2_RX_DATA
| |  
| ENET1_TDATA03
 
I2C4_SDA
 
CSI_DATA07
 
GPT1_CAPTURE2
 
GPIO1_IO21
 
SJC_DONE
 
ECSPI3_SCLK
 
| Default: UART2 RxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 68
| | 84
| COM-GPIO
| |
| UART5-RXD
| | GND
| UART5_RX_DATA
| |  
| ENET2_COL
 
I2C2_SDA
 
CSI_DATA15
 
CSU_CSU_INT_DEB
 
GPIO1_IO31
 
ECSPI2_MISO
 
EPDC_PWRCTRL03
 
| Default: UART5 RxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 69
| | 85
| COM-GPIO
| |
| UART3-TXD
| | VOUT-3V3
| UART3_TX_DATA
| | 3,3V out
| ENET2_RDATA02
 
CSI_DATA01
 
UART2_CTS_B
 
GPIO1_IO24
 
SJC_JTAG_ACT
 
| Default: UART3 TxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 70
| | 87
| Power
| |
| GND
| | VOUT-3V3
| -
| | 3,3V out
| -
| -
|-
|-
| 71
| | 88
| Power
| |
| GND
| | VOUT-3V3
| -
| | 3,3V out
| -
| -
|-
|-
| 72
| | 89
| COM-GPIO
| |
| UART2-CTS
| | VOUT-3V3
| UART2_CTS_B
| | 3,3V out
| ENET1_CRS
 
FLEXCAN2_TXCSI_DATA08
 
GPT1_COMPARE2
 
GPIO1_IO22
 
SJC_DE_B
 
ECSPI3_MOSI
 
| Default: UART2 CTS output or universal GPIO with 3.3V logic levels.
|-
|-
| 73
| | 90
| COM-GPIO
| |
| UART3-RXD
| | VOUT-3V3
| UART3_RX_DATA
| | 3,3V out
| ENET2_RDATA03
 
CSI_DATA00
 
UART2_RTS_B
 
GPIO1_IO25
 
EPIT1_OUT
 
| Default: UART3 RxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 74
| | 91
| COM-GPIO
| |
| UART1-RTS
| | VOUT-3V3
| UART1_RTS_B
| | 3,3V out
| ENET1_TX_ER
 
USDHC1_CD_BCSI_DATA05
 
ENET2_1588_EVENT1_OUT
 
GPIO1_IO19
 
USDHC2_CD_B
 
UART5_RTS_B
 
| Default: UART1 RTS input or universal GPIO with 3.3V logic levels.
|-
|-
| 75
| | 92
| COM-GPIO
| |
| UART4-TXD
| | VOUT-3V3
| UART4_TX_DATA
| | 3,3V out
| ENET2_TDATA02
 
I2C1_SCL
 
CSI_DATA12
 
CSU_CSU_ALARM_AUT02
 
GPIO1_IO28
 
ECSPI2_SCLK
 
| Default: UART4 TxD output or universal GPIO with 3.3V logic levels.
|-
|-
| 76
| | 93
| COM-GPIO
| |
| UART3-CTS
| | VOUT-3V3
| UART3_CTS_B
| | 3,3V out
| ENET2_RX_CLK
 
FLEXCAN1_TX
 
CSI_DATA10
 
ENET1_1588_EVENT1_IN
 
GPIO1_IO26
 
EPIT2_OUT
 
| Default: UART3 CTS output or universal GPIO with 3.3V logic levels.
|-
|-
| 77
| | 96
| COM-GPIO
| |
| UART4-RXD
| | VDD-5V
| UART4_RX_DATA
| | 5V input
| ENET2_TDATA03
 
I2C1_SDA
 
CSI_DATA13
 
CSU_CSU_ALARM_AUT01
 
GPIO1_IO29
 
ECSPI2_SS0
 
EPDC_PWRCTRL01
 
| Default: UART4 RxD input or universal GPIO with 3.3V logic levels.
|-
|-
| 78
| | 97
| COM-GPIO
| | PC4
| UART2-RTS
| | ENET1-RXD0
| UART2_RTS_B
| |  
| ENET1_COL
 
FLEXCAN2_RX
 
CSI_DATA09
 
GPT1_COMPARE3
 
GPIO1_IO23
 
SJC_FAIL
 
ECSPI3_MISO
 
| Default: UART2 RTS input or universal GPIO with 3.3V logic levels.
|-
|-
| 79
| | 98
| COM-GPIO
| |
| UART5-TXD
| | VDD-5V
| UART5_TX_DATA
| | 5V input
| GPIO1_IO30
 
ECSPI2_MOSI
 
EPDC_PWRCTRL02
 
ENET2_CRS
 
I2C2_SCL
 
CSI_DATA14
 
CSU_CSU_ALARM_AUT00
 
| Default: UART5 TxD output or universal GPIO with 3.3V logic levels.
|-
|-
| 80
| | 99
| COM-GPIO
| | PC5
| UART3-RTS
| | ENET1-RXD1
| UART3_RTS_B
| |  
| ENET2_TX_ER
 
FLEXCAN1_RX
 
CSI_DATA11
 
ENET1_1588_EVENT1_OUT
 
GPIO1_IO27
 
WDOG1_WDOG_B
 
| Default: UART3 RTS input or universal GPIO with 3.3V logic levels.
|-
|-
| 81
| | 100
| Power
| |
| GND
| | VDD-5V
| -
| | 5V input
| -
| -
|-
|-
| 82
| | 101
| Power
| | PA7
| GND
| | ENET1-CRS-DV
| -
| |  
| -
| -
|-
|-
| 83
| | 102
| NC
| |
| -
| | VDD-5V
| -
| | 5V input
| -
| -
|-
|-
| 84
| | 103
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 85
| | 104
| Power
| |
| +3.3VOUT
| | VDD-5V
| -
| | 5V input
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 86
| | 106
| NC
| |
| -
| | VDD-5V
| -
| | 5V input
| -
| -
|-
|-
| 87
| | 107
| Power
| |
| +3.3VOUT
| | GND
| -
| |  
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 88
| | 108
| Power
| |
| +3.3VOUT
| | VDD-5V
| -
| | 5V input
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 89
| | 109
| Power
| | PG12
| +3.3VOUT
| | GPIO-PG12
| -
| |  
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 90
| | 110
| Power
| |
| +3.3VOUT
| | VDD-5V
| -
| | 5V input
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 91
| | 111
| Power
| | PD15
| +3.3VOUT
| | GPIO-PD15
| -
| |  
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 92
| | 112
| Power
| |
| +3.3VOUT
| | VDD-5V
| -
| | 5V input
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 93
| | 113
| Power
| | PA13
| +3.3VOUT
| | GPIO-PA13
| -
| |  
| -
| +3.3V generated by SOM's LDO.
|-
|-
| 94
| | 114
| NC
| | PB11
| -
| | ENET1-TXD-EN
| -
| |  
| -
| -
|-
|-
| 95
| | 115
| NC
| |
| -
| | GND
| -
| |  
| -
| -
|-
|-
| 96
| | 116
| Power
| |
| +5VIN
| | GND
| -
| |  
| -
| +4.0-5.5V input power supply.
|-
|-
| 97
| | 117
| Ethernet
| | PA14
| ENET1-RXD0
| | GPIO-PA14
| ENET1_RX_DATA0
| |  
| UART4_RTS_B
 
PWM1_OUT
 
CSI_DATA16
 
FLEXCAN1_TX
 
GPIO2_IO00
 
KPP_ROW00
 
USDHC1_LCTL
 
EPDC_SDCE04
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 98
| | 118
| Power
| | PB5
| +5VIN
| | ENET1-CLK
| -
| | RC LPF built-in series (10R)
| -
| +4.0-5.5V input power supply.
|-
|-
| 99
| | 119
| Ethernet
| | PC2
| ENET1-RXD1
| | GPIO-PC2
| ENET1_RX_DATA1
| |  
| UART4_CTS_B
 
PWM2_OUT
 
CSI_DATA17
 
FLEXCAN1_RX
 
GPIO2_IO01
 
KPP_COL00
 
USDHC2_LCTL
 
EPDC_SDCE05
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 100
| | 120
| Power
| |
| +5VIN
| | GND
| -
| |  
| -
| +4.0-5.5V input power supply.
|-
|-
| 101
| | 121
| Ethernet
| | PE2
| ENET1-CRS-DV
| | GPIO-PE2
| ENET1_RX_EN
| | By default I2C4_SCL
| UART5_RTS_B
 
CSI_DATA18
 
FLEXCAN2_TX
 
GPIO2_IO02
 
KPP_ROW01
 
USDHC1_VSELECT
 
EPDC_SDCE06
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 102
| | 122
| Power
| | PG13
| +5VIN
| | ENET1-TXD0
|  
| |  
|  
| +4.0-5.5V input power supply.
|-
|-
| 103
| | 124
| Power
| | PB13
| GND
| | ENET1-TXD1
| -
| |  
| -
| -
|-
|-
| 104
| | 125
| Power
| |
| +5VIN
| | GND
|  
| |  
|  
| +4.0-5.5V input power supply.
|-
|-
| 105
| | 127
| Ethernet
| |
| ENET2-TX-CLK
| | GND
| ENET2_TX_CLK
| |  
| UART8_CTS_B
 
ECSPI4_MISO
 
ENET2_REF_CLK2
 
GPIO2_IO14
 
KPP_ROW07
 
ANATOP_OTG2_ID
 
EPDC_SDDO14
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
10R resistor connected in series.
|-
|-
| 106
| | 128
| Power
| |
| +5VIN
| | GND
|  
| |  
|  
| +4.0-5.5V input power supply.
|-
|-
| 107
| | 129
| Power
| | PA9
| GND
| | LCD-R5
| -
| |  
| -
| -
|-
|-
| 108
| | 130
| Power
| |
| +5VIN
| | GND
|  
| |  
|  
| +4.0-5.5V input power supply.
|-
|-
| 109
| | 131
| Ethernet
| | PA8
| ENET2-RXER
| | LCD-R6
| ENET2_RX_ER
| |
| UART8_RTS_B
 
ECSPI4_SS0
 
EIM_ADDR25
 
GPIO2_IO15
 
KPP_COL07
 
WDOG1_WDOG_ANY
 
EPDC_SDDO15
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
Connected to WDOG-B line.
|-
|-
| 110
| | 132
| Power
| |
| +5VIN
| | GND
| -
| |  
| -
| +4.0-5.5V input power supply.
|-
|-
| 111
| | 133
| Ethernet
| |
| ENET2-RXD0
| | LCD-DATA17 (GND)
| ENET2_RX_DATA0
| | Internally connected to GND
| UART6_TX
 
I2C3_SCL
 
ENET1_MDIO
 
GPIO2_IO08
 
KPP_ROW04
 
USB_OTG1_PWR
 
EPDC_SDDO08
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 112
| | 134
| Power
| | PE15
| +5VIN
| | LCD-R7
| -
| |  
| -
| +4.0-5.5V input power supply.
|-
|-
| 113
| | 135
| Ethernet
| |
| ENET2-RXD1
| | GND
| ENET2_RX_DATA1
| |  
| UART6_RX
 
I2C3_SDA
 
ENET1_MDC
 
GPIO2_IO09
 
KPP_COL04
 
USB_OTG1_OCE
 
PDC_SDDO09
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 114
| | 136
| Ethernet
| |
| ENET1-TXEN
| | GND
| ENET1_TX_EN
| |  
| UART6_RTS_B
 
PWM6_OUT
 
CSI_DATA21
 
ENET2_MDC
 
GPIO2_IO05
 
KPP_COL02
 
WDOG2_WDOG_RST_B_DEB
 
EPDC_SDCE09
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 115
| | 137
| Power
| | PC10
| GND
| | LCD-R2
| -
| |  
| -
| -
|-
|-
| 116
| | 138
| Power
| | PB0
| GND
| | LCD-R3
| -
| |  
| -
| -
|-
|-
| 117
| | 139
| Ethernet
| | PF11
| ENET2-CRS-DV
| | LCD-G5
| ENET2_RX_EN
| |  
| UART7_TX
 
I2C4_SCL
 
EIM_ADDR26
 
GPIO2_IO10
 
KPP_ROW05
 
ENET1_REF_CLK_25M
 
EPDC_SDDO10
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 118
| | 140
| Ethernet
| | PA5
| ENET1-TX-CLK
| | LCD-R4
| ENET1_TX_CLK
| |
| UART7_CTS_B
 
PWM7_OUT
 
CSI_DATA22
 
ENET1_REF_CLK1
 
GPIO2_IO06
 
KPP_ROW03
 
GPT1_CLK
 
EPDC_SDOED
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
10R resistor connected in series.
|-
|-
| 119
| | 141
| Ethernet
| | PC7
| ENET2-TXD1
| | LCD-G6
| ENET2_TX_DATA1
| |  
| UART8_TX
 
ECSPI4_SCLK
 
EIM_EB_B03
 
GPIO2_IO12
 
KPP_ROW06
 
USB_OTG2_PWR
 
EPDC_SDDO12
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 120
| | 142
| Power
| | PG8
| GND
| | LCD-G7
| -
| |  
| -
| -
|-
|-
| 121
| | 143
| Ethernet
| |
| ENET2-TXEN
| | LCD-DATA8 (GND)
| ENET2_TX_EN
| | Internally connected to GND
| UART8_RX
 
ECSPI4_MOSI
 
EIM_ACLK_FREERUN
 
GPIO2_IO13
 
KPP_COL06
 
USB_OTG2_OC
 
EPDC_SDDO13
 
|  
|-
|-
| 122
| | 144
| Ethernet
| |
| ENET1-TXD0
| | LCD-DATA16 (GND)
| ENET1_TX_DATA0
| | Internally connected to GND
| UART5_CTS_B
 
CSI_DATA19
 
FLEXCAN2_RX
 
GPIO2_IO03
 
KPP_COL01
 
USDHC2_VSELECT
 
EPDC_SDCE07
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 123
| | 145
| Ethernet
| |
| ENET2-TXD0
| | LCD-DATA9 (GND)
| ENET2_TX_DATA0
| | Internally connected to GND
| UART7_RX
 
I2C4_SDA
 
EIM_EB_B02
 
GPIO2_IO11
 
KPP_COL05
 
EPDC_SDDO11
 
| Ethernet MAC2-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 124
| | 146
| Ethernet
| |
| ENET1-TXD1
| | GND
| ENET1_TX_DATA1
| |  
| UART6_CTS_B
 
PWM5_OUT
 
CSI_DATA20
 
ENET2_MDIO
 
GPIO2_IO04
 
KPP_ROW02
 
WDOG1_WDOG_RST_B_DEB
 
EPDC_SDCE08
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 125
| | 147
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 126
| | 148
| Ethernet
| | PE11
| ENET1-RXER
| | LCD-G3
| ENET1_RX_ER
| |  
| UART7_RTS_B
 
PWM8_OUT
 
CSI_DATA23
 
EIM_CRE
 
GPIO2_IO07
 
KPP_COL03
 
GPT1_CAPTURE2
 
EPDC_SDOEZ
 
| Ethernet MAC1-PHY interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 127
| | 149
| Power
| | PA3
| GND
| | LCD-B5
| -
| |  
| -
| -
|-
|-
| 128
| | 150
| Power
| | PB10
| GND
| | LCD-G4
| -
| |  
| -
| -
|-
|-
| 129
| | 151
| LCD
| | PB8
| LCD-DATA21
| | LCD-B6
| LCD_DATA21
| |  
| UART8_RX
 
ECSPI1_SS0
 
CSI_DATA13
 
EIM_DATA13
 
GPIO3_IO26
 
SRC_BT_CFG29
 
USDHC2_DATA1
 
EPDC_SDCE01
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 130
| | 152
| Power
| | PA6
| GND
| | LCD-G2
| -
| |  
| -
| -
|-
|-
| 131
| | 153
| LCD
| |
| LCD-DATA22
| | LCD-DATA0 (GND)
| LCD_DATA22
| | Internally connected to GND
| MQS_RIGHT
 
ECSPI1_MOSI
 
CSI_DATA14
 
EIM_DATA14
 
GPIO3_IO27
 
SRC_BT_CFG30
 
USDHC2_DATA2
 
USDHC2_DATA2
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 132
| | 154
| Power
| | PD10
| GND
| | LCD-B3
| -
| |  
| -
| -
|-
|-
| 133
| | 155
| LCD
| |
| LCD-DATA17
| | LCD-DATA1 (GND)
| LCD_DATA17
| | Internally connected to GND
| UART7_RX
 
CSI_DATA00
 
EIM_DATA09
 
GPIO3_IO22
 
SRC_BT_CFG25
 
USDHC2_DATA7
 
EPDC_GDSP
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 134
| | 156
| LCD
| |
| LCD-DATA23
| | GND
| LCD_DATA23
| |  
| MQS_LEFT
 
ECSPI1_MISO
 
CSI_DATA15
 
EIM_DATA15
 
GPIO3_IO28
 
SRC_BT_CFG31
 
USDHC2_DATA3
 
EPDC_SDCE03
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 135
| | 157
| Power
| | PA1
| GND
| | GPIO-PA1
| -
| |  
| -
| -
|-
|-
| 136
| | 158
| Power
| | PE12
| GND
| | LCD-B4
| -
| |  
| -
| -
|-
|-
| 137
| | 159
| LCD
| |
| LCD-DATA18
| | GND
| LCD_DATA18
| |  
| PWM5_OUT
 
CA7_MX6ULL_EVENTO
 
CSI_DATA10
 
EIM_DATA10
 
GPIO3_IO23
 
SRC_BT_CFG26
 
USDHC2_CMD
 
EPDC_BDR01
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 138
| | 160
| LCD
| | PC6
| LCD-DATA19
| | LCD-HSYNC
| LCD_DATA19
| |  
| PWM6_OUT
 
WDOG1_WDOG_ANY
 
CSI_DATA11
 
EIM_DATA11
 
GPIO3_IO24
 
SRC_BT_CFG27
 
USDHC2_CLK
 
EPDC_VCOM00
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 139
| | 161
| LCD
| | PE14
| LCD-DATA13
| | LCD-CLK
| LCD_DATA13
| |  
| SAI3_TX_BCLK
 
CSI_DATA21
 
EIM_DATA05
 
GPIO3_IO18
 
SRC_BT_CFG13
 
USDHC2_RESET_B
 
EPDC_BDR00
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 140
| | 162
| LCD
| | PA4
| LCD-DATA20
| | LCD-VSYNC
| LCD_DATA20
| |  
| UART8_TX
 
ECSPI1_SCLK
 
CSI_DATA12
 
EIM_DATA12
 
GPIO3_IO25
 
SRC_BT_CFG28
 
USDHC2_DATA0
 
EPDC_VCOM01
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 141
| | 163
| LCD
| | PE13
| LCD-DATA14
| | LCD-DE
| LCD_DATA14
| |  
| SAI3_RX_DATA
 
CSI_DATA22
 
EIM_DATA06
 
GPIO3_IO19
 
SRC_BT_CFG14
 
USDHC2_DATA4
 
EPDC_SDSHR
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 142
| | 164
| LCD
| | PD6
| LCD-DATA15
| | LCD-B2
| LCD_DATA15
| |  
| SAI3_TX_DATA
 
CSI_DATA23
 
EIM_DATA07
 
GPIO3_IO20
 
SRC_BT_CFG15
 
USDHC2_DATA5
 
EPDC_GDRL
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 143
| | 165
| LCD
| |
| LCD-DATA8
| | GND
| LCD_DATA08
| |  
| SPDIF_IN
 
CSI_DATA16
 
EIM_DATA00
 
GPIO3_IO13
 
SRC_BT_CFG08
 
FLEXCAN1_TX
 
EPDC_PWRIRQ
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 144
| | 166
| LCD
| | PB9
| LCD-DATA16
| | LCD-B7
| LCD_DATA16
| |  
| UART7_TX
 
CSI_DATA01
 
EIM_DATA08
 
GPIO3_IO21
 
SRC_BT_CFG24
 
USDHC2_DATA6
 
EPDC_GDCLK
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 145
| | 167
| LCD
| | PB14
| LCD-DATA9
| | SD2-DATA0
| LCD_DATA09
| |  
| SAI3_MCLK
 
CSI_DATA17
 
EIM_DATA01
 
GPIO3_IO14
 
SRC_BT_CFG09
 
FLEXCAN1_RX
 
EPDC_PWRWAKE
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 146
| | 168
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 147
| | 169
| Power
| | PB4
| GND
| | SD2-DATA3
| -
| |  
| -
| -
|-
|-
| 148
| | 170
| LCD
| |
| LCD-DATA11
| | GND
| LCD_DATA11
| |  
| SAI3_RX_BCLK
 
CSI_DATA19
 
EIM_DATA03
 
GPIO3_IO16
 
SRC_BT_CFG11
 
FLEXCAN2_RX
 
EPDC_PWRSTAT
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 149
| | 171
| LCD
| | PB15
| LCD-DATA5
| | SD2-DATA1
| LCD_DATA05
| |  
| UART8_RTS_B
 
ENET2_1588_EVENT2_OUT
 
SPDIF_OUT
 
GPIO3_IO10
 
SRC_BT_CFG05
 
ECSPI1_SS1
 
EPDC_SDDO05
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 150
| | 172
| LCD
| |
| LCD-DATA12
| | GND
| LCD_DATA12
| |  
| SAI3_TX_SYNC
 
CSI_DATA20
 
EIM_DATA04
 
GPIO3_IO17
 
SRC_BT_CFG12
 
ECSPI1_RDY
 
EPDC_PWRCTRL00
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 151
| | 173
| LCD
| | PG6
| LCD-DATA6
| | SD2-CMD
| LCD_DATA06
| |  
| UART7_CTS_B
 
ENET2_1588_EVENT3_IN
 
SPDIF_LOCK
 
GPIO3_IO11
 
SRC_BT_CFG06
 
ECSPI1_SS2
 
EPDC_SDDO06
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 152
| | 174
| LCD
| |
| LCD-DATA10
| | GND
| LCD_DATA10
| |  
| SAI3_RX_SYNC
 
CSI_DATA18
 
EIM_DATA02
 
GPIO3_IO15
 
SRC_BT_CFG10
 
FLEXCAN2_TX
 
EPDC_PWRCOM
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 153
| | 175
| LCD
| | PB3
| LCD-DATA0
| | SD2-DATA2
| LCD_DATA00
| |  
| PWM1_OUT
 
ENET1_1588_EVENT2_IN
 
I2C3_SDA
 
GPIO3_IO05
 
SRC_BT_CFG00
 
SAI1_MCLK
 
EPDC_SDDO00
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 154
| | 176
| LCD
| |
| LCD-DATA3
| | GND
| LCD_DATA03
| |  
| PWM4_OUT
 
ENET1_1588_EVENT3_OUT
 
I2C4_SCL
 
GPIO3_IO08
 
SRC_BT_CFG03
 
SAI1_RX_DATA
 
EPDC_SDDO03
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 155
| | 177
| LCD
| |
| LCD-DATA1
| | GND
| LCD_DATA01
| |  
| PWM2_OUT
 
ENET1_1588_EVENT2_OUT
 
I2C3_SCL
 
GPIO3_IO06
 
SRC_BT_CFG01
 
SAI1_TX_SYNC
 
EPDC_SDDO01
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 156
| | 178
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 157
| | 179
| LCD
| | PE3
| LCD-RESET
| | SD2-CLK
| LCD_RESET
| |  
| LCDIF_CS
 
CA7_MX6ULL_EVENT
 
ISAI3_TX_DATA
 
WDOG1_WDOG_ANY
 
GPIO3_IO04
 
ECSPI2_SS3
 
EPDC_GDOE
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 158
| | 180
| LCD
| |
| LCD-DATA4
| | GND
| LCD_DATA04
| |  
| UART8_CTS_B
 
ENET2_1588_EVENT2_IN
 
SPDIF_SR_CLK
 
GPIO3_IO09
 
SRC_BT_CFG04
 
SAI1_TX_DATA
 
EPDC_SDDO04
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 159
| | 181
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 160
| | 182
| LCD
| |
| LCD-HSYNC
| | GND
| LCD_HSYNC
| |  
| LCDIF_RS
 
UART4_CTS_B
 
SAI3_TX_BCLK
 
WDOG3_WDOG_RST_B_DEB
 
GPIO3_IO02
 
ECSPI2_SS1
 
EPDC_SDOE
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 161
| | 184
| LCD
| |
| LCD-CLK
| | GND
| LCD_CLK
| |  
| LCDIF_WR_RWN
 
UART4_TX
 
SAI3_MCLK
 
EIM_CS2_B
 
GPIO3_IO00
 
WDOG1_WDOG_RST_B_DEB
 
EPDC_SDCLK
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
10R resistor connected in series.
|-
|-
| 162
| | 185
| LCD
| |
| LCD-VSYNC
| | GND
| LCD_VSYNC
| |  
| LCDIF_BUSY
 
UART4_RTS_B
 
SAI3_RX_DATA
 
WDOG2_WDOG_B
 
GPIO3_IO03
 
ECSPI2_SS2
 
EPDC_SDCE00
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 163
| | 186
| LCD
| |
| LCD-ENABLE
| | DSI-D0N
| LCD_ENABLE
| | Dedicated MIPI-DSI line
| LCDIF_RD_E
 
UART4_RX
 
SAI3_TX_SYNC
 
EIM_CS3_B
 
GPIO3_IO01
 
ECSPI2_RDY
 
EPDC_SDLE
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
|-
|-
| 164
| | 188
| LCD
| |
| LCD-DATA2
| | DSI-D0P
| LCD_DATA02
| | Dedicated MIPI-DSI line
| PWM3_OUT
 
ENET1_1588_EVENT3_IN
 
I2C4_SDA
 
GPIO3_IO07
 
SRC_BT_CFG02
 
SAI1_TX_BCLK
 
EPDC_SDDO02
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 165
| | 189
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 166
| | 192
| LCD
| |
| LCD-DATA7
| | DSI-D1N
| LCD_DATA07
| | Dedicated MIPI-DSI line
| UART7_RTS_B
 
ENET2_1588_EVENT3_OUT
 
SPDIF_EXT_CLK
 
GPIO3_IO12
 
SRC_BT_CFG07
 
ECSPI1_SS3
 
EPDC_SDDO07
 
| LCD interface signal or universal GPIO with 3.3V logic levels.
Internally used as boot configuration input (Note 2).
|-
|-
| 167
| | 193
| SDIO
| |
| SDIO1-D0
| | DSI-CK-N
| SD1_DATA0
| | Dedicated MIPI-DSI line
| GPT2_COMPARE3
 
SAI2_TX_SYNC
 
FLEXCAN1_TX
 
EIM_ADDR21
 
GPIO2_IO18
 
ANATOP_OTG1_ID
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 168
| | 194
| Power
| |
| GND
| | DSI-D1P
| -
| | Dedicated MIPI-DSI line
| -
| -
|-
|-
| 169
| | 195
| SDIO
| |
| SDIO1-D3
| | DSI-CK-P
| SD1_DATA3
| | Dedicated MIPI-DSI line
| GPT2_CAPTURE2
 
SAI2_TX_DATA
 
FLEXCAN2_RX
 
EIM_ADDR24
 
GPIO2_IO21
 
CCM_CLKO2
 
ANATOP_OTG2_ID
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 170
| | 199
| Power
| |
| GND
| | GND
| -
| |  
| -
| -
|-
|-
| 171
| | 200
| SDIO
| |
| SDIO1-D1
| | GND
| SD1_DATA1
| |  
| GPT2_CLK
 
SAI2_TX_BCLK
 
FLEXCAN1_RX
 
EIM_ADDR22
 
GPIO2_IO19
 
USB_OTG2_PWR
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 172
| | -
| Power
| | PA15
| GND
| | SD1-DATA5
| -
| | Internal Flash/SD
| -
| -
|-
|-
| 173
| | -
| SDIO
| | PB12
| SDIO1-CMD
| | WLAN-HWAKE
| SD1_CMD
| |  
| GPT2_COMPARE1
 
SAI2_RX_SYNC
 
SPDIF_OUT
 
EIM_ADDR19
 
GPIO2_IO16
 
SDMA_EXT_EVENT00
 
USB_OTG1_PWR
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 174
| | -
| Power
| | PC8
| GND
| | SD1-DATA0
| -
| | Internal Flash/SD
| -
| -
|-
|-
| 175
| | -
| SDIO
| | PC9
| SDIO1-D2
| | SD1-DATA1
| SD1_DATA2
| | Internal Flash/SD
| GPT2_CAPTURE1
 
SAI2_RX_DATA
 
FLEXCAN2_TX
 
EIM_ADDR23
 
GPIO2_IO20
 
CCM_CLKO1
 
USB_OTG2_OC
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 176
| | -
| Power
| | PC11
| GND
| | SD1-DATA3
| -
| | Internal Flash/SD
| -
| -
|-
|-
| 177
| | -
| Power
| | PC12
| GND
| | SD1-CLK
| -
| | Internal Flash/SD
| -
| -
|-
|-
| 178
| | -
| Power
| | PC13
| GND
| | 32kHz-OUT
| -
| | 1DX WiFi module line
| -
| -
|-
|-
| 179
| | -
| SDIO
| | PC14
| SDIO1-CLK
| | OSCI
| SD1_CLK
| |  
| GPT2_COMPARE2
 
SAI2_MCLK
 
SPDIF_IN
 
EIM_ADDR20
 
GPIO2_IO17
 
USB_OTG1_OC
 
| SDIO interface signal or universal GPIO with 3.3V logic levels.
Used by WiFi/BT module if built-in SOM.
|-
|-
| 180
| | -
| Power
| | PC15
| GND
| | OSCO
| -
| |  
| -
| -
|-
|-
| 181
| | -
| Power
| | PD0
| GND
| | SD3-CMD
| -
| | 1DX WiFi module line
| -
| -
|-
|-
| 182
| | -
| Power
| | PD1
| GND
| | SD3-DATA0
| -
| | 1DX WiFi module line
| -
| -
|-
|-
| 183
| | -
| CSI
| | PD4
| CSI-PIXCLK
| | SD3-DATA1
| CSI_PIXCLK
| | 1DX WiFi module line
| USDHC2_WP
 
RAWNAND_CE3_B
 
I2C1_SCL
 
EIM_OE
 
GPIO4_IO18
 
SNVS_HP_VIO_5
 
UART6_RX
 
ESAI_TX2_RX3
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-WAKE in SOM with WiFi/BT module
|-
|-
| 184
| | -
| Power
| | PD5
| GND
| | SD3-DATA2
| -
| | 1DX WiFi module line
| -
| -
|-
|-
| 185
| | -
| Power
| | PD7
| GND
| | SD3-DATA3
| -
| | 1DX WiFi module line
| -
| -
|-
|-
| 186
| | -
| CSI
| | PE4
| CSI-DATA6
| | SD1-DATA4
| CSI_DATA06
| | Internal Flash/SD
| USDHC2_DATA6
 
ECSPI1_MOSI
 
EIM_AD06
 
GPIO4_IO27
 
SAI1_RX_DATA
 
USDHC1_RESET_BE
 
SAI_TX5_RX0
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-PCM-OUT in SOM with WiFi/BT module
|-
|-
| 187
| | -
| CSI
| | PE5
| CSI-MCLK
| | SD1-DATA6
| CSI_MCLK
| | Internal Flash/SD
| USDHC2_CD_B
 
RAWNAND_CE2_B
 
I2C1_SDA
 
EIM_CS0_B
 
GPIO4_IO17
 
SNVS_HP_VIO_5_CTL
 
UART6_TX
 
ESAI_TX3_RX2
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-ENABLE in SOM with WiFi/BT module
|-
|-
| 188
| | -
| CSI
| | PE6
| CSI-DATA7
| | SD1-DATA2
| CSI_DATA07
| | Internal Flash/SD
| USDHC2_DATA7
 
ECSPI1_MISO
 
EIM_AD07
 
GPIO4_IO28
 
SAI1_TX_DATA
 
USDHC1_VSELECT
 
ESAI_TX0
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-PCM-IN in SOM with WiFi/BT module
|-
|-
| 189
| | -
| Power
| | PE9
| GND
| | BT-ENABLE
| -
| | 1DX Bluetooth module line
| -
| -
|-
|-
| 190
| | -
| CSI
| | PE10
| CSI-DATA5
| | UART7-CTS
| CSI_DATA05
| | 1DX Bluetooth module line
| USDHC2_DATA5
 
USDHC2_DATA5
 
EIM_AD05
 
GPIO4_IO26
 
SAI1_TX_BCLK
 
USDHC1_CD_BE
 
SAI_TX_CLK
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-PCM-CLK in SOM with WiFi/BT module
|-
|-
| 191
| | -
| CSI
| | PF6
| CSI-DATA4
| | BT-HWAKE
| CSI_DATA04
| | 1DX Bluetooth module line
| USDHC2_DATA4
 
ECSPI1_SCLK
 
EIM_AD04
 
GPIO4_IO25
 
SAI1_TX_SYNC
 
USDHC1_WP
 
ESAI_TX_FS
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-PCM-SYNC in SOM with WiFi/BT module
|-
|-
| 192
| | -
| CSI
| | PF7
| CSI-DATA3
| | BT-WAKE
| CSI_DATA03
| | 1DX Bluetooth module line
| USDHC2_DATA3
 
ECSPI2_MISO
 
EIM_AD03
 
GPIO4_IO24
 
SAI1_RX_BCLK
 
UART5_CTS_B
 
ESAI_RX_CLK
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-CTS in SOM with WiFi/BT module
|-
|-
| 193
| | -
| CSI
| | PF8
| CSI-DATA1
| | UART7-RTS
| CSI_DATA01
| | 1DX Bluetooth module line
| USDHC2_DATA1
 
ECSPI2_SS0
 
EIM_AD01
 
GPIO4_IO22
 
SAI1_MCLK
 
UART5_RX
 
ESAI_RX_HF_CLK
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-TXD in SOM with WiFi/BT module
|-
|-
| 194
| | -
| CSI
| | PF9
| CSI-DATA2
| | WLAN-ENABLE
| CSI_DATA02
| | 1DX WiFi module line
| USDHC2_DATA2
 
ECSPI2_MOSI
 
EIM_AD02
 
GPIO4_IO23
 
SAI1_RX_SYNC
 
UART5_RTS_B
 
ESAI_RX_FS
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-RTS in SOM with WiFi/BT module
|-
|-
| 195
| | -
| CSI
| | PG15
| CSI-DATA0
| | SD3-CLK
| CSI_DATA00
| | 1DX WiFi module line
| USDHC2_DATA0
 
ECSPI2_SCLK
 
EIM_AD00
 
GPIO4_IO21
 
SRC_INT_BOOT
 
UART5_TX
 
ESAI_TX_HF_CLK
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-RXD in SOM with WiFi/BT module
|-
|-
| 196
| |
| Power
| | PD2
| CSI-VREF
| | SD1-CMD
| -
| | Internal Flash/SD
| -
| Leave open if not used.
|-
|-
| 197
| |
| CSI
| | PD3
| CSI-HSYNC
| | SD1-DATA7
| CSI_HSYNC
| | Internal Flash/SD
| USDHC2_CMD
 
I2C2_SCL
 
EIM_LBA_B
 
GPIO4_IO20
 
PWM8_OUT
 
UART6_CTS_B
 
ESAI_TX1
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
WLAN-HWAKE in SOM with WiFi/BT module
|-
|-
| 198
| |
| CSI
| | PE7
| CSI-VSYNC
| | UART7-RXD
| CSI_VSYNC
| | 1DX Bluetooth module line
| SDHC2_CLK
 
I2C2_SDA
 
EIM_RW
 
GPIO4_IO19
 
PWM7_OUT
 
UART6_RTS_B
 
ESAI_TX4_RX1
 
| Video CMOS sensor signal or universal GPIO with 3.3V logic levels.
BT-HWAKE in SOM with WiFi/BT module
|-
|-
| 199
| |
| Power
| | PE8
| GND
| | UART7-TXD
| -
| | 1DX Bluetooth module line
| -
| -
|-
|-
| 200
| Power
| GND
| -
| -
| -
|}
|}


== Dimensions ==
== Dimensions ==
[[File:VisionSOM-6ULL Dimiensions.png|center]]
[[File:sls18_dimensions.png|650px|center]]

Latest revision as of 11:06, 29 December 2023

VisionSOM-STM32MP1 Datasheet and Pinout

General description

The VisionSOM-STM32MP1 family is a SODIMM-sized SoM based on the STMicroelectronics STM32MP1 application processor which features an advanced implementation of a single or dual ARM Cortex-A7 cores (at speed up to 650MHz) and ARM Cortex-M4 core (at speed up to 209MHz) as well as a 3D Graphics Processing Unit (GPU) Open GL 2.0 ES compatible.

The VisionSOM-STM32MP1 is a general-purpose highly integrated SoM (System on Module) featuring high computation power and 802.11b/g/n Wi-Fi and Bluetooth v5.1 connectivity. The option of integrated, fully certified Wi-Fi and Bluetooth module simplifies the carrier board design and is ideally suited for wireless application. The VisionSOM-STM32MP1 provides a variety memory configuration including flexible range of DDR3L, eMMC and SD memory card that meets our customers requirements.

The SoM supports connections to a variety of interfaces: two high-speed USB on-the-go with PHY, dual Ethernet, audio, display with touch panel and serial interfaces. In addition, the system supports industrial grade embedded applications.

SoMLabs also provides a complete hardware and software development board for the SoM in the form of a carrier board and optional TFT display and touch panel.

Applications

  • Industrial embedded Linux computer
  • Home Appliances
  • Home Automation – Smart Home
  • Human-machine Interfaces (HMI)
  • Point-of-sales (POS) terminals
  • Cash Register
  • 2D barcode scanners and printers
  • Smart grid infrastructure
  • IoT gateways
  • Residential gateways
  • Machine vision equipment
  • Robotics
  • Fitness/outdoor equipment

Features

  • Powered by STMicroelectronics STM32MP1 application processor
  • Single or dual ARM Cortex-A7 cores at speed up to 800MHz
  • ARM Cortex-M4 core at speed up to 209MHz
  • Up to 512MB SDRAM DDR3L
  • Up to 32GB eMMC memory or uSD memory card
  • Optional Murata 802.11b/g/n Wi-Fi and Bluetooth v5.1+EDR module
  • Power-efficient and cost-optimized solution
  • Ideal for industrial IoT and embedded applications
  • Integrated security features

Pictures of SOM versions

Version Photo
eMMC
MicroSD
WiFi/BT module is available for all memory variants configurations.

Ordering info

SLSNSTM32MP1CpuType_Clock_RamSize_FlashSize_SF_TEMP
SLSProduct type
SLS - System on Module
NSOM Name
1 - VisionSOM SODIMM200
STM32MP1CPU Family
8 - STM32MP
CpuTypeCPU Type
MP157C - STM32MP157C
MP153C - STM32MP153C
MP151C - STM32MP151C
MP157A - STM32MP157A
MP153A - STM32MP153A
MP151A - STM32MP151A
ClockCPU Clock Speed
650C - 650MHz
RamSizeDDR3 RAM Size
512R - 512MB
FlashSizeeMMC Memory Size
uSD - MicroSD connector
04GE - 4GB eMMC
08GE - 8GB eMMC
16GE - 16GB eMMC
32GE - 32GB eMMC
SFSpecial Features
0SF - No Special Features
1WB - Built-in 802.11b/g/n Wi-Fi and Bluetooth v5.1
TEMPOperating Temperature
C - Consumer: 0 to +70 C
E - Extended: -25 to +70 C
I - Industrial: -40 to +85 C

Block Diagram

Operating ranges

Parameter Value Unit Comment
Power Supply
5.0
V
 Connected to +5VIN SODIMM pin
Input GPIO voltage
3.3
V
 -
Environment temperature1
-40…+85
 oC Industrial range w/o WiFi module
-30…+70
 Industrial range with WiFi module
0…+70
 Consumer range

Note:
1. Maximum MPU junction temperature is +125oC.

Electrical parameters

SOM
signal name 		Parameter Value Units
Min. Typ. Max.
+5VIN Supply Voltage 4.0 5.0 5.5 V
- Total Supply Current1 TBD TBD TBD A
VGPIO GPIO Input Voltage 0 3.3 3.92 V
+3.3VOUT SOM Internal LDO
Output Current 		- - 0.5 A
USB-OTGx-VBUS USB Supply 4.40 - 5.25 V
VDD-COIN-3V SNVS Backup
Battery Supply 		1.4 - 3.6 V
- ADC Inputs Voltage 0 - 3.3 V

Notes:
1. Excluding external load connected to +3.3VOUT lines.
2. Applying the maximum voltage 3.6V results in shorten lifetime. Recommended value is smaller than 3.45V.

SoM pinout

Important notes
1. Detail pin configurations description you can find, edit and arrange in dedicated IOC files (with free "STM32CubeMX" configurational tool): VisionSOM-STM32MP157.
2. "LCD-DATAx (GND)" pins have been retained for compatibility with the modules VisionSOM-6ULL and VisionSOM-RT and are internally connected to GND.


SODIMM PIN GPIO name Default function Notes
1 GND
2 GND
3 PWR-LP
4 STM32-NRST MPU reset in + on-board SD card power rail off
5 PWR-ON
6 VDD-3V3 MPU VDD power rail (for BOOT lines voltage reference only)
7 BOOT1
8 VDD-COIN-3V External 3V battery input (optionally)
9 BOOT0
10 BOOT2
11 USB-OTG1-VBUS Analog USB interface line
15 GND
17 GND
19 USB-OTG1-DP Analog USB interface line
20 GND
21 USB-OTG1-DN Analog USB interface line
22 GND
23 GND
25 USB-OTG2-DP Analog USB interface line
26 GND
27 USB-OTG2-DN Analog USB interface line
28 GND
29 GND
35 GND
38 GND
40 GND
41 GND
43 JTAG-TDI JTAG interface
45 PG10 GPIO-PG10
46 JTAG-TMS JTAG interface
47 PC3 GPIO-PC3-ADC1-13
48 JTAG-nRST JTAG interface
49 PD13 GPIO-PD13
50 GND
51 GND
52 JTAG-TDO JTAG interface
53 PC1 ENET1-MDC
54 JTAG-TCK JTAG interface
55 PC0 GPIO-PC0-ADC1-10
56 PB7 GPIO-PB7 By default I2C4_SDA
57 PE1 UART8-TXD
58 PB1 GPIO-PB1-ADC1-5
59 GND
60 GND
61 PA2 ENET1-MDIO
62 PA0 GPIO-PA0-ADC1-16
63 PE0 UART8-RXD
64 PF10 GPIO-PF10
65 PD8 USART3-TXD
66 PD14 UART8-CTS
67 PD9 USART3-RXD
68 PG9 USART6-RXD
69 PA10 USART1-RXD
70 GND
71 GND
72 PD11 USART3-CTS
73 PB6 USART1-TXD
74 PG7 UART8-RTS
75 PG11 UART4-TXD
76 PA11 USART1-CTS
77 PB2 UART4-RXD
78 PD12 USART3-RTS
79 PG14 USART6-TXD
80 PA12 USART1-RTS
81 GND
82 GND
84 GND
85 VOUT-3V3 3,3V out
87 VOUT-3V3 3,3V out
88 VOUT-3V3 3,3V out
89 VOUT-3V3 3,3V out
90 VOUT-3V3 3,3V out
91 VOUT-3V3 3,3V out
92 VOUT-3V3 3,3V out
93 VOUT-3V3 3,3V out
96 VDD-5V 5V input
97 PC4 ENET1-RXD0
98 VDD-5V 5V input
99 PC5 ENET1-RXD1
100 VDD-5V 5V input
101 PA7 ENET1-CRS-DV
102 VDD-5V 5V input
103 GND
104 VDD-5V 5V input
106 VDD-5V 5V input
107 GND
108 VDD-5V 5V input
109 PG12 GPIO-PG12
110 VDD-5V 5V input
111 PD15 GPIO-PD15
112 VDD-5V 5V input
113 PA13 GPIO-PA13
114 PB11 ENET1-TXD-EN
115 GND
116 GND
117 PA14 GPIO-PA14
118 PB5 ENET1-CLK RC LPF built-in series (10R)
119 PC2 GPIO-PC2
120 GND
121 PE2 GPIO-PE2 By default I2C4_SCL
122 PG13 ENET1-TXD0
124 PB13 ENET1-TXD1
125 GND
127 GND
128 GND
129 PA9 LCD-R5
130 GND
131 PA8 LCD-R6
132 GND
133 LCD-DATA17 (GND) Internally connected to GND
134 PE15 LCD-R7
135 GND
136 GND
137 PC10 LCD-R2
138 PB0 LCD-R3
139 PF11 LCD-G5
140 PA5 LCD-R4
141 PC7 LCD-G6
142 PG8 LCD-G7
143 LCD-DATA8 (GND) Internally connected to GND
144 LCD-DATA16 (GND) Internally connected to GND
145 LCD-DATA9 (GND) Internally connected to GND
146 GND
147 GND
148 PE11 LCD-G3
149 PA3 LCD-B5
150 PB10 LCD-G4
151 PB8 LCD-B6
152 PA6 LCD-G2
153 LCD-DATA0 (GND) Internally connected to GND
154 PD10 LCD-B3
155 LCD-DATA1 (GND) Internally connected to GND
156 GND
157 PA1 GPIO-PA1
158 PE12 LCD-B4
159 GND
160 PC6 LCD-HSYNC
161 PE14 LCD-CLK
162 PA4 LCD-VSYNC
163 PE13 LCD-DE
164 PD6 LCD-B2
165 GND
166 PB9 LCD-B7
167 PB14 SD2-DATA0
168 GND
169 PB4 SD2-DATA3
170 GND
171 PB15 SD2-DATA1
172 GND
173 PG6 SD2-CMD
174 GND
175 PB3 SD2-DATA2
176 GND
177 GND
178 GND
179 PE3 SD2-CLK
180 GND
181 GND
182 GND
184 GND
185 GND
186 DSI-D0N Dedicated MIPI-DSI line
188 DSI-D0P Dedicated MIPI-DSI line
189 GND
192 DSI-D1N Dedicated MIPI-DSI line
193 DSI-CK-N Dedicated MIPI-DSI line
194 DSI-D1P Dedicated MIPI-DSI line
195 DSI-CK-P Dedicated MIPI-DSI line
199 GND
200 GND
- PA15 SD1-DATA5 Internal Flash/SD
- PB12 WLAN-HWAKE
- PC8 SD1-DATA0 Internal Flash/SD
- PC9 SD1-DATA1 Internal Flash/SD
- PC11 SD1-DATA3 Internal Flash/SD
- PC12 SD1-CLK Internal Flash/SD
- PC13 32kHz-OUT 1DX WiFi module line
- PC14 OSCI
- PC15 OSCO
- PD0 SD3-CMD 1DX WiFi module line
- PD1 SD3-DATA0 1DX WiFi module line
- PD4 SD3-DATA1 1DX WiFi module line
- PD5 SD3-DATA2 1DX WiFi module line
- PD7 SD3-DATA3 1DX WiFi module line
- PE4 SD1-DATA4 Internal Flash/SD
- PE5 SD1-DATA6 Internal Flash/SD
- PE6 SD1-DATA2 Internal Flash/SD
- PE9 BT-ENABLE 1DX Bluetooth module line
- PE10 UART7-CTS 1DX Bluetooth module line
- PF6 BT-HWAKE 1DX Bluetooth module line
- PF7 BT-WAKE 1DX Bluetooth module line
- PF8 UART7-RTS 1DX Bluetooth module line
- PF9 WLAN-ENABLE 1DX WiFi module line
- PG15 SD3-CLK 1DX WiFi module line
PD2 SD1-CMD Internal Flash/SD
PD3 SD1-DATA7 Internal Flash/SD
PE7 UART7-RXD 1DX Bluetooth module line
PE8 UART7-TXD 1DX Bluetooth module line

Dimensions

Retrieved from "https://wiki.somlabs.com/index.php?title=VisionSOM-STM32MP1_Datasheet_and_Pinout&oldid=3521"